Abstract -A 0.18μm CMOS MICS-band transceiver with a reconfigurable RF front-end is presented, reusing the same circuit core for super-regenerative wake-up receiver, receivemode LNA, and transmit power amplifier, eliminating the need for an external T/R switch. The transceiver uses an All Digital Frequency Locked-Loop (ADFLL) for LO signal generation and transmitter's modulation. The OOK wake-up receiver sensitivity is -80dBm @ 50kbps, while the BFSK receiver's sensitivity is -97dBm for a 75kbps signal and 2mW power consumption. The nominal output power of the transmitter is -5dBm.
I. INTRODUCTION
Low power transceivers using the Medical Implantable Communication Services (MICS) standard are becoming key devices in the modern health care system such as patient's remote monitoring or drug release control [1] [2] . In addition to small size, low unit cost and long battery life are the most critical aspects of MICS devices. To maximize battery life and reduce the bill of material (BOM), simple radio architectures and modulation schemes are usually adopted. Different solutions have been presented in the past years. On the receiver side, superregenerative architecture using On-Off Keying (OOK) modulation is reported in [3] , while Frequency Shift Keying (FSK) implementations using direct conversion or low-IF systems are presented in [4] [5] . A dual-receiver system supporting both OOK and FSK has been also reported [2] .
Usually, MICS transmitters adopt FSK modulation with high modulation index, which allow low power implementations and minimize flicker noise impact. Direct modulation Binary FSK (BFSK) schemes using fractional-N synthesizers have been used due to their high digital content [3] [4] [5] .
A MICS transceiver IC that addresses ultra low power consumption requirements, and minimize the number of external components is presented in this work. Circuit reuse and digital intensive techniques are presented, which optimize the analog RF front-end and the LO frequency synthesizer.
The remainder of the paper is organized as follows: Section II explains and justifies the proposed architecture, Section III describes the circuit design of the implemented blocks, and finally Section IV concludes with measured results.
II. SYSTEM ARCHITECTURE
The system level schematic of the implemented halfduplex transceiver is shown in Fig. 1 . The system has three modes of operation: wakeup receive (RXW), normal receive (RX), and transmit (TX). Majority of the time the transceiver operates in the RXW mode waiting in standby for any base-station wakeup signal. In this case, the input reconfigurable front-end is a super-regenerative oscillator triggered by a low data rate OOK modulation in the MICS band. Demodulation is performed through an envelope detector and comparator, down-converting the signal to baseband. Once a wakeup signal is detected, the input front-end is reconfigured from SRO to a g m -boosted LNA topology. The normal reception is then performed with direct conversion architecture. An All Digital Frequency Locked Loop (ADFLL) is adopted as I/Q LO frequency synthesizer. Finally, in the TX mode, the reconfigurable front-end converts to a power amplifier, driven by the frequency modulated ADFLL. The power amplification is achieved by configuring the front-end into a class-AB stage for high data rate or into a power oscillator with injection locking modulation in the case of low bit rates. OOK and BFSK modulation schemes are commonly adopted in low power radio architectures. The OOK architecture eliminates the need for LO generation, enabling power saving. However, any unwanted interferer in the RX bandwidth will be superimposed with the intended signal at the envelope detector output, degrading the receiver's sensitivity. In contrast, direct-conversion BFSK receivers provide high interference rejection and low BER at high data-rates. In the proposed transceiver, OOK is adopted to wake-up the IC from stand-by, and BFSK is used for normal receive functionality.
The maximum transmit power allowed by the MICS standard is -16dBm [1] . The base-station signal is attenuated due to free space loss (i.e, 30dB for 2m distance), human body loss (i.e, 20dB) and poor implant antenna gain (i.e., -20dB). Thus the maximum signal strength at the receiver is as low as -86dBm. Taking into account a 10dB margin, the targeted sensitivity of the receiver is set at -96dBm. The system sensitivity, P s , is defined by
where SNR RX is the minimum signal to noise ratio required at the digital demodulator input. Using BFSK modulation @ 75kbps with 10 -3 BER, a 10.5dB SNR RX is needed. Using a channel bandwidth of 90kHz and an input sensitivity of -96dBm, the required system noise figure is 17dB.
Low power transceiver modules require low complexity modulation schemes in order to reduce the decoder power. Direct modulation of the LO frequency synthesizer is a low power solution in the case of low bitrate FM applications where a wide PLL bandwidth is not required. The modulated PLL output signal can be just amplified and fed to the antenna without the need of I/Q mixer upconversion. The maximum allowed output power implanted device is -10dBm. 
III. CIRCUIT DESIGN

A. Reconfigurable RF Front-End
The schematics of the reconfigurable front-end in the three different operation modes are shown in Fig. 2 . The front-end operates in fully differential mode with a matched antenna interface using the same pair of pins and a tuned load in all cases.
I -Super-regenerative wake-up mode: in the superregenerative mode (Fig. 2a) , the cross-coupled M 1 -M 2 pair operates on a positive feedback. In the presence of an RF signal at the SRO input, full-scale oscillations rapidly build up. A quench signal is used to open the positive feedback loop periodically. When the amplitude of the input OOK signal is low, the quench signal dampens the SRO oscillations before they can reach full amplitude, while a strong RF signal allows oscillations to reach steady state before the Quench opens the loop.
II -Receive mode: in the LNA mode (Fig. 2b) , the M 1 -M 2 devices are fixed current sources, while a capacitive cross-coupling path provides extra gain in the commongate (CG) devices M 3 -M 4 [6] . The half-circuit approximation of the LNA to analyze the gain and noise figure is shown in Fig. 3(a) . The effective transconductance of this topology, G m_eff , is given by
where g m3, 4 and C GS 3, 4 are the transconductance and gatesource capacitance of the CG MOS devices. The transconductance of the LNA is then increased by the capacitive feedback ratio, β. The input impedance of the LNA is set by 1/G m_eff , therefore the g m -boosted approach allows achieving input matching with lower DC consumption The Noise Factor of the LNA is given by, where, γ is the MOS excess noise factor, α is the self-gain g m /g d0 , R S is the source impedance (antenna) and g m1,2 is the transconductance of the MOS current sources. The halfcircuit equivalent model of the LNA used to analyze the linearity performance is shown in Fig. 3b . Under ideal matching conditions, it can be assumed that any higher order harmonics are filtered out at node v in . In this case, the input referred IP3 of the g m -boosted LNA can be approximated by
where g m3, 4 ' and g m3, 4 ''' are the 1st and 3rd order transconductance coefficients of the M 3 -M 4 devices, respectively. The theoretical IIP3 derived from (5) is compared against circuit simulations in Fig. 4 . The simulation closely matches the model, with small deviation due to the limited filtering of higher order harmonics at node v in in the real circuit.
III -Transmit PA mode: in the transmitter mode, the differential MOS pair features a push pull configuration as shown in Fig. 2c . The pseudo-differential output provides twice the voltage swing with reduced risk of oxide voltage break down.
In the case where the signal bandwidth is lower than the injection locking bandwidth of the oscillator mode, the power amplification is achieved by injecting the ADFLL BFSK output to the SRO configuration of Fig. 2a . The required injection locking power is lower than the class-AB PA, achieving further power saving in the PA drivers.
However in this approach, the transmitter data rate is limited by the trade-off between the LC-tank Q-factor and the oscillator power consumption. A lower Q-factor leads to a wider injection locking bandwidth, but it also requires higher current consumption to guarantee stable oscillations.
B. All Digital Frequency Locked Loop (ADFLL)
An all-digital frequency locked loop is used for LO generation and transmit modulation as shown in Fig. 5 . All-digital implementation of the synthesizer enables a programmable loop bandwidth and fast locking. Due to the use of non-coherent frequency modulation, a frequency locked loop (or a Type-I PLL) rather than a phase locked loop can be used for the receiver LO. The modulation injection for transmit channel is performed inside the loop, which decouples modulation bandwidth from loop bandwidth.
The ADFLL reference frequency is noise shaped via a single-bit first order ΣΔ modulated to obtain phase accumulation similar to direct digital frequency synthesizers (DDFS). In the feedback path, the ring oscillator (VCO) output is divided and passed through a frequency to digital converter resulting also in a single-bit first order ΣΔ noise shaped signal representing the instantaneous VCO frequency. The difference between reference and feedback signals is applied to the Direct Form I IIR loop filter, attenuating the out-of-band quantization noise. The 12-bit IIR filter output is remodulated to a 3-bit, 7-level noise shaped signal through a second order ΣΔ noise shaper clocked at 50.4MHz signal divided from the VCO output. A 7-level current steering DAC with PMOS-only current source array is used to generate the control voltage for the VCO. The current mode DAC output is fed to a second-order passive RC filter, and a first-order hold response providing reconstruction filtering. The VCO is a four-stage differential ring oscillator with Maneatis delay cells and replica bias circuit with reduced AM/PM conversion.
Using frequency as the loop variable, the ADFLL loop resembles a Type-I PLL, with a single integrator in the loop. The frequency-based approach minimizes the complexity associated with phase domain PLLs. The worst-case near-integer spur of -55dBc and a phase noise of -83dBc/Hz at 300kHz offset is measured. 
IV. MEASUREMENT RESULTS
The MICS band transceiver IC has been fabricated in a bulk 0.18μm CMOS process and directly assembled on a FR4 test board. The wakeup receiver achieves a sensitivity of -80dBm for a data rate of 50kbps with measured BER of 10 -3 and 280μW consumption from a 1.5V supply. Time domain measurements for a -80dBm input signal are shown in Fig. 6 . The BFSK receiver achieves a sensitivity of -97dBm at 75kbps for a power of 2mW, which is equivalent to 24nJ/b. The measured BER at different RX power consumptions is shown in Fig. 7 . The RX measurements show no significant BER degradation up to a +30dB interferer level. The transmitter was tested both in the class-AB operation and power oscillator modes, respectively. The measured spectra for a 100kbps BFSK signal are shown in Fig. 8 . The class-AB amplifier fulfills the requirement for a 100kbps signal, whereas the power oscillator mode shows spectral regrowth at this data rate because of the limited injection bandwidth. The measured return loss at the antenna interface is higher than 10dB in all the operation modes. Finally, the chip layout, which occupies an active area of 3.8mm 2 , is shown in Fig. 9 .
CONCLUSIONS
A low power MICS transceiver has been presented, which adopts a reconfigurable RF front-end and all digital FLL. The proposed system and circuit techniques enable ultra low power operation and also minimize the use of external components, which are the key factors in the implementation of radios for medical implants.
